Customer Support: 131 242

  • There are no items in your cart
We noticed you’re not on the correct regional site. Switch to our AMERICAS site for the best experience.
Dismiss alert

I.S. EN 60191-6-13:2016

Current
Current

The latest, up-to-date edition.

MECHANICAL STANDARDIZATION OF SEMICONDUCTOR DEVICES - PART 6-13: DESIGN GUIDELINE OF OPEN-TOP-TYPE SOCKETS FOR FINE-PITCH BALL GRID ARRAY (FBGA) AND FINE-PITCH LAND GRID ARRAY (FLGA)
Available format(s)

Hardcopy , PDF

Language(s)

English

Published date

01-01-2016

Preview

For Harmonized Standards, check the EU site to confirm that the Standard is cited in the Official Journal.

Only cited Standards give presumption of conformance to New Approach Directives/Regulations.

National Foreword
FOREWORD
INTRODUCTION
1 Scope
2 Normative references
3 Terms and definitions
4 Socket code
5 Terminal number
6 Socket nominal dimension
7 Socket length and width
8 Reference symbols and schematics
9 Individual outline drawing standard registration
Annex ZA (normative) - Normative references to international
         publications with their corresponding European
         publications

Defines a design guideline of open-top-type semiconductor sockets for Fine-pitch Ball Grid Array (FBGA) and Fine-pitch Land Grid Array (FLGA).

DevelopmentNote
For CENELEC adoptions of IEC publications, please check www.iec.ch to be sure that you have any corrigenda that may apply. (01/2017)
DocumentType
Standard
Pages
50
PublisherName
National Standards Authority of Ireland
Status
Current

Standards Relationship
BS EN 60191-6-13:2016 Identical
EN 60191-6-13:2016 Identical
DIN EN 60191-6-13:2013-07 (Draft) Identical
NF EN 60191-6-13 : 2017 Identical

IEC 60191-6:2009 Mechanical standardization of semiconductor devices - Part 6: General rules for the preparation of outline drawings of surface mounted semiconductor device packages
IEC 60191-2:2012 DB Mechanical standardization of semiconductor devices - Part 2: Dimensions
EN 60191-6:2009 Mechanical standardization of semiconductor devices - Part 6: General rules for the preparation of outline drawings of surface mounted semiconductor device packages

View more information
$59.21
Including GST where applicable

Access your standards online with a subscription

Features

  • Simple online access to standards, technical information and regulations.

  • Critical updates of standards and customisable alerts and notifications.

  • Multi-user online standards collection: secure, flexible and cost effective.

Need help?
Call us on 131 242, then click here to start a Screen Sharing session
so we can help right away! Learn more