Customer Support: +1 416-401-8730

Login to i2i Subscription Intertek.com
  • There are no items in your cart
Please enter a keyword to search
Advanced search
Home
IEEE
IEEE 1481-2009

IEEE 1481-2009

Superseded

Superseded

A superseded Standard is one, which is fully replaced by another Standard, which is a new edition of the same Standard.

View Superseded by
superseded

A superseded Standard is one, which is fully replaced by another Standard, which is a new edition of the same Standard.

IEEE Standard for Integrated Circuit (IC) Open Library Architecture (OLA)

Available format(s)

PDF

Superseded date

03-19-2020

Language(s)

English

Published date

03-11-2010

Publisher

Institute of Electrical & Electronics Engineers

1 Overview
2 Normative references
3 Definitions
4 Acronyms and abbreviations
5 Typographical conventions
6 DPCS flow
7 Delay calculation language (DCL)
8 Power modeling and calculation
9 Application and library interaction
10 Procedural interface (PI)
11 Parasitics
Annex A (normative) - Implementation requirements

Sets requirements on delay and power calculation for integrated circuit design with support for modeling logical behavior and signal integrity.

Committee
Design Automation
DevelopmentNote
SUPERSEDES IEEE DRAFT 1481. (01/2000) CD-ROM is also available. (04/2010) Also numbered as IEC 61523-1. (06/2012)
DocumentType
Standard
Pages
658
PublisherName
Institute of Electrical & Electronics Engineers
Status
Superseded
SupersededBy
Supersedes

BS IEC 62265:2005 Advanced library format (ALF) describing integrated circuit (IC) technology, cells and blocks
BS EN 61523-2:2002 Delay and power calculation standards Pre-layout delay calculation specification for CMOS ASIC libraries
I.S. EN 61523-2:2002 DELAY AND POWER CALCULATION STANDARDS - PART 2: PRE-LAYOUT DELAY CALCULATION SPECIFICATION FOR CMOS ASIC LIBRARIES
IEC 62265:2005 Advanced Library Format (ALF) describing Integrated Circuit (IC) technology, cells and blocks
SAE J 2546 : 2002 MODEL SPECIFICATION PROCESS STANDARD
IEC 61523-2:2002 Delay and power calculation standards - Part 2: Pre-layout delay calculation specification for CMOS ASIC libraries
EN 61523-2:2002 Delay and power calculation standards - Part 2: Pre-layout delay calculation specification for CMOS ASIC libraries

ISO/IEC 9899:2011 Information technology Programming languages C

View more information
US$378.97
Excluding Tax where applicable
USD
CAD
CHF
CNY
DKK
EUR
GBP
HKD
IDR
INR
JPY
KRW
MXN
NOK
NZD
SEK
SGD
USD
ZAR
PDF - English
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50

Access your standards online with a subscription

Features

  • Simple online access to standards, technical information and regulations.

  • Critical updates of standards and customisable alerts and notifications.

  • Multi-user online standards collection: secure, flexible and cost effective.

Learn more on subscription solutions

or

Get in touch with us