Customer Support: 131 242

  • There are no items in your cart
We noticed you’re not on the correct regional site. Switch to our AMERICAS site for the best experience.
Dismiss alert

IEC 61691-3-3:2001

Withdrawn

Withdrawn

A Withdrawn Standard is one, which is removed from sale, and its unique number can no longer be used. The Standard can be withdrawn and not replaced, or it can be withdrawn and replaced by a Standard with a different number.

Behavioural languages - Part 3-3: Synthesis in VHDL

Available format(s)

Hardcopy , PDF 1 User , PDF 3 Users , PDF 5 Users , PDF 9 Users

Withdrawn date

31-12-2021

Language(s)

English

Published date

28-06-2001

FOREWORD
INTRODUCTION
1. Overview
   1.1 Scope
   1.2 Terminology
   1.3 Conventions
2. References
3. Definitions
4. Interpretation of the standard logic types
   4.1 The STD_LOGIC_1164 values
   4.2 Static constant values
   4.3 Interpretation of logic values
5. The STD_MATCH function
6. Signal edge detection
7. Standard arithmetic packages
   7.1 Allowable modifications
   7.2 Compatibility with IEEE Std 1076-1987
   7.3 The package texts
Annex A (informative) Notes on the package functions
      A.1 General considerations
          A.1.1 Mixing SIGNED and UNSIGNED operands
          A.1.2 Mixing vector and element operands
      A.2 Arithmetic operator functions
          A.2.1 Overflow of maximum negative value
          A.2.2 Lack of carry and borrow
          A.2.3 Return value for metalogical and
                high-impedance operands
      A.3 Relational operator functions
          A.3.1 Justification of vector operands
          A.3.2 Expansion of vector operands compared to
                integers
          A.3.3 Return value for metalogical and
                high-impedance operands
      A.4 Shift functions
          A.4.1 Multiplication by a power of 2 with remaindering
          A.4.2 Division by a power of 2
      A.5 Type conversion functions
          A.5.1 Overflow in conversion to INTEGER
          A.5.2 Conversion between SIGNED and UNSIGNED
      A.6 Logical operator functions
          A.6.1 Application to SIGNED and UNSIGNED
          A.6.2 Index range of return values
      A.7 The STD_MATCH function

This standard supports the synthesis and verification of hardware designs, by defining vector types for representing signed or unsigned integer values and providing standard interpretations of widely used scalar VHDL values. Includes package bodies, as described in annex A, which are available in electronic format either on a diskette affixed to the back cover, or as a downloadable file from the IEC Web Store.

Committee
TC 91
DevelopmentNote
Also numbered as BS EN 61691-3-3. (04/2002)
DocumentType
Standard
Pages
48
PublisherName
International Electrotechnical Committee
Status
Withdrawn

IEEE 1164-1993 IEEE Standard Multivalue Logic System for VHDL Model Interoperability (Std_logic_1164)
IEEE 1076-2008 REDLINE IEEE Standard VHDL Language Reference Manual

View more information
$661.46
Including GST where applicable

Access your standards online with a subscription

Features

  • Simple online access to standards, technical information and regulations.

  • Critical updates of standards and customisable alerts and notifications.

  • Multi-user online standards collection: secure, flexible and cost effective.

Need help?
Call us on 131 242, then click here to start a Screen Sharing session
so we can help right away! Learn more