• There are no items in your cart

PD R217-020:2002

Withdrawn

Withdrawn

A Withdrawn Standard is one, which is removed from sale, and its unique number can no longer be used. The Standard can be withdrawn and not replaced, or it can be withdrawn and replaced by a Standard with a different number.

Electronic system specification languages. VHDL modelling guidelines

Available format(s)

Hardcopy , PDF

Withdrawn date

07-01-2005

Language(s)

English

Published date

03-13-2002

1 Introduction
  1.1 Purpose and scope
  1.2 Applicable documents
  1.3 Reference documents
2 Requirements for all kinds of models
  2.1 General
  2.2 Names
  2.3 Comments
  2.4 Types
  2.5 Files
  2.6 Signals and ports
  2.7 Assertions and reporting
  2.8 Subprograms, processes, entities, architectures,
       component declarations
  2.9 Configurations
  2.10 Packages
  2.11 Design libraries
  2.12 Constructs to be avoided
  2.13 Verification
  2.14 File organisation
3 Additional requirements
  3.1 Models for component simulation
       3.1.1 Names
       3.1.2 Types
       3.1.3 Model interface
  3.2 Models for Board-level simulation
       3.2.1 Names
       3.2.2 Model interface
       3.2.3 Handling of unknown values
       3.2.4 Timing
       3.2.5 Reporting
       3.2.6 Verification
  3.3 Models for system-level simulation
       3.3.1 Model interface
       3.3.2 Verification
  3.4 Testbenches
       3.4.1 Automated verification
Annex A: Abbreviations
Annex B: Compatibility between VHDL-87 and VHDL-93
Annex C: Calculation of VHDL line coverage
Annex D: VHDL code examples
Annex E: Selection of simulation condition

Defines requirements on VHDL models and testbenches. Concerns simulation and documentation aspects of VHDL models. These requirements are laid down to ensure a high quality of the developed VHDL models, so they can be efficiently used and maintained with a low effort throughout the full life-cycle of the modelled hardware.

Committee
EPL/501
DocumentType
Standard
Pages
50
PublisherName
British Standards Institution
Status
Withdrawn

Standards Relationship
R217-020 : 2001 Identical

IEEE 1164-1993 IEEE Standard Multivalue Logic System for VHDL Model Interoperability (Std_logic_1164)
IEEE 1076.3-1997 IEEE Standard VHDL Synthesis Packages
IEEE 1076/INT : 1991 IEEE Standards Interpretations: IEEE Std 1076-1987, IEEE Standard VHDL Language Reference Manual<br>
IEEE 1076-2008 REDLINE IEEE Standard VHDL Language Reference Manual
IEEE 1076.4-2000 IEEE Standard VITAL ASIC (Application Specific Integrated Circuit) Modeling Specification
IEEE 1076.2-1996 IEEE Standard VHDL Mathematical Packages

View more information
US$313.84
Excluding Tax where applicable

Access your standards online with a subscription

Features

  • Simple online access to standards, technical information and regulations.

  • Critical updates of standards and customisable alerts and notifications.

  • Multi-user online standards collection: secure, flexible and cost effective.