• There are no items in your cart

IEC 62050:2005

Withdrawn

Withdrawn

A Withdrawn Standard is one, which is removed from sale, and its unique number can no longer be used. The Standard can be withdrawn and not replaced, or it can be withdrawn and replaced by a Standard with a different number.

VHDL Register Transfer Level (RTL) synthesis

Available format(s)

Hardcopy , PDF , PDF 3 Users , PDF 5 Users , PDF 9 Users

Withdrawn date

12-31-2021

Language(s)

English

Published date

07-19-2005

FOREWORD
IEEE Introduction
1. Overview
   1.1 Scope
   1.2 Compliance to this standard
   1.3 Terminology
   1.4 Conventions
2. References
3. Definitions and acronyms
   3.1 Definitions
   3.2 Acronyms
4. Predefined types
5. Verification methodology
   5.1 Combinational verification
   5.2 Sequential verification
6. Modeling hardware elements
   6.1 Edge-sensitive sequential logic
   6.2 Level-sensitive sequential logic
   6.3 Three-state logic and busses
   6.4 Combinational logic
   6.5 ROM and RAM memories
7. Pragmas
   7.1 Attributes
   7.2 Metacomments
8. Syntax
   8.1 Design entities and configurations
   8.2 Subprograms and packages
   8.3 Types
   8.4 Declarations
   8.5 Specifications
   8.6 Names
   8.7 Expressions
   8.8 Sequential statements
   8.9 Concurrent statements
   8.10 Scope and visibility
   8.11 Design units and their analysis
   8.12 Elaboration
   8.13 Lexical elements
   8.14 Predefined language environment
Annex A (informative) Syntax summary
Annex B (normative) Synthesis package RTL_ATTRIBUTES
Annex C (informative) List of Participants
Index

Specifies a standard for use of very high-speed integrated circuit hardware description language (VHDL) to model synthesizable register-transfer level digital logic. A standard syntax and semantics for VHDL register-transfer level synthesis is defined. The subset of the VHDL language, which is synthesizable, is described, and nonsynthesizable VHDL constructs are identified that should be ignored or flagged as errors.

DevelopmentNote
Also numbered as IEEE 1076.6 (07/2005)
DocumentType
Standard
Pages
121
PublisherName
International Electrotechnical Committee
Status
Withdrawn

Standards Relationship
PN IEC 62050 : 2009 Identical
BS IEC 62050:2005 Identical

BS ISO 10110-19:2015 Optics and photonics. Preparation of drawings for optical elements and systems General description of surfaces and components
ISO 10110-19:2015 Optics and photonics Preparation of drawings for optical elements and systems Part 19: General description of surfaces and components
DIN ISO 10110-19 E : 2016 OPTICS AND PHOTONICS - PREPARATION OF DRAWINGS FOR OPTICAL ELEMENTS AND SYSTEMS - PART 19: GENERAL DESCRIPTION OF SURFACES AND COMPONENTS (ISO 10110-19:2015)
DIN ISO 10110-19:2016-04 OPTICS AND PHOTONICS - PREPARATION OF DRAWINGS FOR OPTICAL ELEMENTS AND SYSTEMS - PART 19: GENERAL DESCRIPTION OF SURFACES AND COMPONENTS (ISO 10110-19:2015)
13/30253349 DC : 0 BS ISO 10110-19 - OPTICS AND PHOTONICS - PREPARATION OF DRAWINGS FOR OPTICAL ELEMENTS AND SYSTEMS - PART 19: OPTICAL FREEFORM SURFACES

IEEE 1164-1993 IEEE Standard Multivalue Logic System for VHDL Model Interoperability (Std_logic_1164)
IEC 61691-1-1:2011 Behavioural languages - Part 1-1: VHDL Language Reference Manual
IEEE 1076.3-1997 IEEE Standard VHDL Synthesis Packages

View more information
US$464.00
Excluding Tax where applicable

Access your standards online with a subscription

Features

  • Simple online access to standards, technical information and regulations.

  • Critical updates of standards and customisable alerts and notifications.

  • Multi-user online standards collection: secure, flexible and cost effective.